

AMENDMENTS TO THE CLAIMS

B1
1. (currently amended) A method in a data processing system for simulating a hardware fault occurring on an expansion card, said expansion card coupled to a processing unit in said system utilizing a bus, said method comprising the steps of:

specifying said hardware fault to simulate;

determining a signal to output utilizing said bus to simulate said hardware fault occurring on said expansion card;

creating an analog voltage signal representative of said specified hardware fault utilizing a digital-to-analog voltage converter; and

outputting said analog voltage signal during operation of said expansion card, wherein said hardware fault occurring on said expansion card is simulated.

2. (original) The method according to claim 1, wherein said step of determining a signal to output utilizing said bus to simulate said hardware fault occurring on said expansion card further comprises the step of determining a signal to output utilizing a PCI bus to simulate said hardware fault occurring on said expansion card.

3. (previously presented) The method according to claim 1, further comprising the step of prior to outputting said analog voltage signal, determining a proper response of said system to said hardware fault.

4. (previously presented) The method according to claim 3, further comprising the step of in response to outputting said analog voltage signal, determining if said system responded properly to said hardware fault.

5. (original) The method according to claim 4, further comprising the step of determining a line of said bus which is associated with said hardware fault.

RECEIVED
2017 AUG 26 PM 3:17
FEDERAL BUREAU OF PATENT APPEALS
AND INTERFERENCES

6. (previously presented) The method according to claim 5, further comprising the step of outputting said analog voltage signal during operation of said expansion card utilizing said line of said bus.

B1
7. (previously presented) The method according to claim 6, further comprising the step of determining a test voltage level for said analog voltage signal, wherein said test voltage level is a voltage level required to simulate said hardware fault.

8. (previously presented) The method according to claim 7, further comprising the step of outputting said analog voltage signal having said test voltage level during operation of said expansion card utilizing said line of said bus.

9. (original) The method according to claim 8, wherein said step of determining a signal to output utilizing said bus to simulate said hardware fault occurring on said expansion card further comprises the step of determining a signal to output utilizing a PCI bus to simulate said hardware fault occurring on said expansion card.

10. (currently amended) A data processing system for simulating a hardware fault occurring on an expansion card, said expansion card coupled to a processing unit in said system utilizing a bus, comprising:

means for specifying said hardware fault to simulate;

means for determining a signal to output utilizing said bus to simulate said hardware fault occurring on said expansion card;

means a digital-to-analog voltage converter for creating an analog voltage signal representative of said specified hardware fault; and

means for outputting said analog voltage signal during operation of said expansion card, wherein said hardware fault occurring on said expansion card is simulated.

B/ 11. (original) The method according to claim 10, wherein said means for determining a signal to output utilizing said bus to simulate said hardware fault occurring on said expansion card further comprises means for determining a signal to output utilizing a PCI bus to simulate said hardware fault occurring on said expansion card.

12. (previously presented) The system according to claim 10, further comprising means prior to outputting said analog voltage signal, for determining a proper response of said system to said hardware fault.

13. (previously presented) The system according to claim 12, further comprising means responsive to outputting said analog voltage signal, for determining if said system responded properly to said hardware fault.

14. (original) The system according to claim 13, further comprising means for determining a line of said bus which is associated with said hardware fault.

15. (previously presented) The system according to claim 14, further comprising means for outputting said analog voltage signal during operation of said expansion card utilizing said line of said bus.

16. (previously presented) The system according to claim 15, further comprising means for determining a test voltage level for said analog voltage signal, wherein said test voltage level is a voltage level required to simulate said hardware fault.

17. (previously presented) The system according to claim 16, further comprising means for outputting said analog voltage signal having said test voltage level during operation of said expansion card utilizing said line of said bus.

B/ 18. (original) The system according to claim 17, wherein said means for determining a signal to output utilizing said bus to simulate said hardware fault occurring on said expansion card further comprises means for determining a signal to output utilizing a PCI bus to simulate said hardware fault occurring on said expansion card.
